Sr. Physical Design Engineer - Full Chip, Hardware Compute Group

Job expired!

Sr. Physical Design Engineer - Full Chip, Hardware Compute Group at Amazon

Join the team behind the groundbreaking Silicon IP AZ1 Neural Edge that powers the latest Echo devices. As part of Amazon Lab126, we are known for transforming the reading experience with the Kindle and innovating user experiences through Echo and Alexa. We are looking for a Sr. Physical Design Engineer to advance our pioneering work in edge machine learning accelerators.

Roles & Responsibilities

  • Execute floorplanning, pin and feedthrough planning, repeater insertion, power grid generation, and partition assembly.
  • Enhance FC methodology efficiency and quality, optimizing floorplans for better utilization, QoR, runtime, timing, and physical-aware feedthrough/pin placement.
  • Coordinate collateral handoffs between the FC Design team and other backend design functions like Clocking, Power Delivery, and Partition synthesis/APR.
  • Lead physical design and timing closure, including FEV, LVS, DRC, and reliability verification (IR drop/EM analysis).
  • Oversee and mentor other engineers in the team.

Locations

We are open to hiring candidates to work out of our locations in San Diego, CA, USA | Sunnyvale, CA, USA.

Basic Qualifications

  • Bachelor’s degree or higher in Electrical Engineering (EE), Computer Engineering (CE), or Computer Science (CS).
  • 10+ years of semiconductor implementation experience.
  • Scripting experience with Perl, Python, Tcl, and Shell, along with a drive to automate flows.
  • Proficiency in chip front-end and back-end implementation tools such as Fusion Compiler, Design Compiler, ICC2 or Innovus, and Primetime or Tempus.
  • Excellent communication and analytical skills.
  • Ability to collaborate closely with IP Design teams and Backend Physical Design teams across multiple sites.

Preferred Qualifications

  • PhD in Computer Science, Electrical Engineering, or a related field.
  • Experience with memory compilers.
  • Experience with formal equivalence tools—Cadence Conformal/Synopsys Formality.
  • Deep understanding of the entire design process, including Design specification, defining architecture, micro-architecture, RTL design, and functional verification.
  • Experience with DFT and DFM flows.

Diversity and Inclusion

Amazon values diversity and inclusion in the workplace. We are an equal opportunity employer and welcome individuals from all backgrounds, including race, national origin, gender, gender identity, sexual orientation, protected veteran status, disability, and age. If you require accommodations, please visit .

Compensation

Our compensation reflects the labor cost across various US geographic markets. The base pay for this position ranges from $143,300/year in the lowest geographic market to $247,600/year in the highest. Pay is influenced by market location and varies based on knowledge, skills, and experience. Amazon provides a total compensation package that may include equity, sign-on payments, and a range of medical, financial, and other benefits. For more information, please visit .

This position will remain open until filled. Please apply via our .